

SEMICONDUCTOR INTEGRATED CIRCUIT AND
LEVEL CONVERSION CIRCUIT

CROSS-REFERENCE TO RELATED APPLICATIONS

5

This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2003-363136, filed on October 23, 2003, the entire contents of which are incorporated herein by reference.

10

BACKGROUND OF THE INVENTION

15 The present invention relates to a level conversion circuit for shifting the voltage level of an input signal to generate an output signal and to a semiconductor integrated circuit incorporating such a level conversion circuit.

An interface circuit that performs communication with a small amplitude signal, such as an emitter coupled logic (ECL), a stub series terminated logic (SSTL), or a low 20 voltage differential signal (LVDS), is known in the prior art. In such an interface circuit, the small amplitude signal must be amplified to convert the small amplitude signal to a signal having a signal level that enables an internal circuit to function. An interface circuit normally 25 includes a differential amplification circuit. In the differential amplification circuit, the circuit characteristics, such as delay time and output level, changes in accordance with the input level. Accordingly, there is a demand for a technique that minimizes fluctuation 30 of the input level.

As one example, Japanese Patent No. 2773692 describes an input circuit that uses a differential amplification circuit. The input circuit functions as an interface circuit

provided with a small amplification signal. Fig. 1 is a schematic circuit diagram of such an interface circuit 1.

As shown in Fig. 1, the interface circuit 1 includes a push-pull circuit 2 and a differential amplification circuit 3. The push-pull circuit 2 includes four MOS transistors M1 to M4. The MOS transistors M1 and M2 are connected in series between a first power supply having a high potential and a second power supply having a low potential. The MOS transistors M3 and M4 are also connected in series between the first and second power supplies. An input signal IN is provided to the gates of the MOS transistor M1 and M4.

Reference voltage REF is supplied to the gates of the MOS transistors M2 and M3. The push-pull circuit 2 converts the input signal IN to two output signals OUT and OUTB. The output signal OUT is provided to the differential amplification circuit 3 from a node connecting the MOS transistors M1 and M2. The output signal OUTB is provided to the differential amplification circuit 3 from a node connecting the MOS transistors M3 and M4. The output signal OUT and the output signal OUTB are complementary to each other. The differential amplification circuit 3 amplifies the differential voltage between the two output signals OUT and OUTB provided from the push-pull circuit 2 to generate signal X.

25

SUMMARY OF THE INVENTION

In this manner, in the interface circuit 1, the push-pull circuit 2 converts the single input signal IN to the complementary output signals OUT and OUTB and provides the output signals OUT and OUTB to the differential amplification circuit 3. Due to this circuit configuration, the differential voltage between the output signals OUT and

OUTB, which are provided to the differential amplification circuit 3, is ensured even when the amplitude of the input signal is small. This prevents the small amplitude of the input signal from decreasing amplification gain and prevents 5 power consumption from increasing.

As shown in Fig. 2, when the input signal IN provided to the push-pull circuit 2 has a high voltage level (2.4 V) and a low voltage level (1.6 V), the differential voltage between the output signals OUT and OUTB fluctuates every 10 half cycle. This changes the circuit characteristics, such as the delay time or signal level of the output signal X, of the differential amplification circuit 3. As a result, the internal circuit of the semiconductor integrated circuit may not function properly.

15 The present invention provides a semiconductor integrated circuit and a level conversion circuit that decreases level fluctuation in the output signal of the level conversion circuit so that a differential amplification circuit functions properly.

20 The present invention provides a semiconductor integrated circuit including a level conversion circuit having a pair of transistors including a first MOS transistor and a second MOS transistor, connected in series between a first power supply and a second power supply, and 25 a further pair of transistors including a third MOS transistor and a fourth MOS transistor, connected in series between the first power supply and the second power supply. The level conversion circuit generates a first output signal from a node connecting the first and second MOS transistors 30 and a second output signal from a node connecting the third and fourth transistors. A differential amplification circuit, connected to the level conversion circuit, functions in accordance with the first and second output

signals of the level conversion circuit. The first and fourth MOS transistors each have a gate for receiving a first input signal, and the second and third MOS transistors each have a gate for receiving a second input signal having

5 a phase inverted from the phase of the first input signal.

A further aspect of the present invention is a semiconductor integrated circuit including a level conversion circuit having a pair of transistors including a first MOS transistor and a second MOS transistor, connected in series between a first power supply and a second power supply, and a further pair of transistors including a third MOS transistor and a fourth MOS transistor, connected in series between the first power supply and the second power supply. The level conversion circuit generates a first

10 output signal from a node connecting the first and second MOS transistors and a second output signal from a node connecting the third and fourth transistors. A differential amplification circuit, connected to the level conversion circuit, functions in accordance with the first and second

15 output signals of the level conversion circuit. The gate of each transistor has a gate length and a gate width. The ratio between the gate length and the gate width of one of the transistors in each pair of the series-connected MOS transistors is about three times or less than the ratio

20 between the gate length and the gate width of the other one of the transistors in each pair of the series-connected MOS transistors.

25

A further aspect of the present invention is a level conversion circuit for shifting voltage levels of a first input signal and a second input signal to generate an output signal. The level conversion circuit includes a pair of transistors including a first MOS transistor and a second MOS transistor, connected in series between a first power

supply and a second power supply, and a further pair of transistors including a third MOS transistor and a fourth MOS transistor, connected in series between the first power supply and the second power supply. The first and fourth MOS transistors each have a gate for receiving a first input signal, and the second and third MOS transistors each have a gate for receiving a second input signal having a phase inverted from the phase of the first input signal.

Other aspects and advantages of the present invention will become apparent from the following description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention, together with objects and advantages thereof, may best be understood by reference to the following description of the presently preferred embodiments together with the accompanying drawings in which:

Fig. 1 is a schematic circuit diagram of an interface circuit in the prior art;

Fig. 2 is a waveform diagram showing signals of a push-pull circuit;

Fig. 3 is a schematic circuit diagram of a semiconductor integrated circuit according to a first embodiment of the present invention;

Fig. 4 is a waveform diagram showing signals of a level conversion circuit shown in Fig. 3;

Fig. 5 is a schematic circuit diagram of a differential amplification circuit shown in Fig. 3;

Fig. 6A is a diagram showing shifting of signal voltage level caused by power supply fluctuation when the power supply of the differential amplification circuit differs

from the power supply of the level conversion circuit;

Fig. 6B is a diagram showing shifting of signal voltage level caused by power supply fluctuation when the power supply of the differential amplification circuit is the same as the power supply of the level conversion circuit;

Fig. 7 is a schematic circuit diagram of a level conversion circuit and a differential amplification circuit according to a second embodiment of the present invention;

Fig. 8 is a schematic circuit diagram of a level conversion circuit and a differential amplification circuit according to a third embodiment of the present invention;

Fig. 9 is a waveform diagram of the level conversion circuit of Fig. 8;

Fig. 10 is a schematic circuit diagram of a level conversion circuit and a differential amplification circuit according to a fourth embodiment of the present invention;

Fig. 11 is a schematic circuit diagram of a level conversion circuit and a differential amplification circuit according to a fifth embodiment of the present invention;

Fig. 12 is a schematic circuit diagram of a level conversion circuit and a differential amplification circuit according to a sixth embodiment of the present invention;

Fig. 13 is a waveform diagram showing signals of the level conversion circuit of Fig. 12; and

Fig. 14 is a graph showing the relationship between a ratio of the gate width relative to the gate length and the delay time of the input circuit.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

30

In the drawings, like numerals are used for like elements throughout.

[First Embodiment]

A semiconductor integrated circuit 10 according to a first embodiment of the present invention will now be discussed with reference to Figs. 3 to 6. Fig. 3 is a schematic circuit diagram showing a semiconductor integrated circuit 10 of the first embodiment.

The semiconductor integrated circuit 10 includes a level conversion circuit 11 and a differential amplification circuit 12 which function as an input circuit in this first embodiment. The level conversion circuit 11 and the differential amplification circuit 12 converts input signals IN and INB, for example, which are provided from an external device, to a signal X having a voltage level corresponding to the operational power supply of an internal circuit 13.

The level conversion circuit 11 includes first to fourth MOS transistors M1 to M4. Each of the MOS transistors M1 to M4 is an N-type conduction transistor. In the level conversion circuit 11, the first and second MOS transistors M1 and M2 are connected in series between a first power supply VDD at which the potential is high (e.g., 1.2 V) and a second power supply VSS at which the potential is low (e.g., 0 V). Further, the third and fourth MOS transistors M3 and M4 are connected in series between the first and second power supplies VDD and VSS. The gates of the first and fourth MOS transistors M1 and M4 are provided with an input signal IN. The gates of the second and third MOS transistors M2 and M3 are provided with an input signal INB having a phase inverted from that of the input signal IN.

An output signal OUT is provided to the differential amplification circuit 12 from a node connecting the first and second MOS transistors M1 and M2. An output signal OUTB is provided to the differential amplification circuit 12 from a node connecting the third and fourth MOS transistors M3 and M4.

The differential amplification circuit 12 includes a non-inverting input terminal for receiving the output signal OUT and an inverting input terminal for receiving the OUTB. The differential amplification circuit 12 amplifies the 5 differential voltage between the output signals OUT and OUTB to generate and provide the internal circuit 13 with an amplified signal X.

In the level conversion circuit 11 of the first embodiment, the ratio between the gate length L1 and the 10 gate width W1 of the first MOS transistor M1 is designed to be substantially equal to the ratio between the gate length L2 and the gate width W2 of the second MOS transistor M2 (i.e., $W1 / L1 = W2 / L2$). Further, the ratio between the gate length L3 and the gate width W3 of the third MOS 15 transistor M3 is designed to be substantially equal to the ratio between the gate length L4 and the gate width W4 of the fourth MOS transistor M4 (i.e., $W3 / L3 = W4 / L4$). By designing the MOS transistors M1 to M4 in this manner, fluctuation of the voltage level of the output signals OUT 20 and OUTB generated by the level conversion circuit 11 is suppressed even if the voltage level of the input signal IN and INB fluctuates.

The operation of the level conversion circuit 11 in the first embodiment will now be discussed.

25 When a MOS transistor functions in a saturated range, the drain current IDS that flows through the MOS transistor is as represented by equation (1).

$$IDS = \beta / 2 \times (VGS - VT)^2 \quad \dots (1)$$

In the equation, VGS represents gate-source voltage, VT 30 represents a threshold voltage, and β represents a gain constant of the MOS transistor. Further, the gain constant β is represented by equation (2).

$$\beta = W / L \times \beta_0 \quad \dots (2)$$

In the equation, W represents the gate width, L represents the gate length, and β_0 represents a conduction coefficient.

5 In the level conversion circuit 11 of Fig. 3, the drain current $IDS(M1)$ flowing through the first MOS transistor $M1$ is substantially equal to the drain current $IDS(M2)$ flowing through the second MOS transistor $M2$. Accordingly, the relationship of equation (3) is obtained from equation (1).

$$\beta(M1)/2 \times (VGS(M1) - VT(M1))^2 =$$

10 $\beta(M2)/2 \times (VGS(M2) - VT(M2))^2 \quad \dots(3)$

When MOS transistors of the same conduction type are manufactured in the same process, the MOS transistors have about the same conduction coefficient β_0 . In addition, the threshold voltage VT is about the same for each of the MOS 15 transistors although the threshold voltage VT slightly differs depending on the back gate voltage. Accordingly, when the ratio between the gate length L and the gate width W of the MOS transistor $M1$ is substantially equal to the ratio between the gate length L and the gate width W of the 20 MOS transistor $M2$, the MOS transistors $M1$ and $M2$ satisfy the relationship of equation (4).

$$VGS(M1) = VGS(M2) \quad \dots(4)$$

The output signal OUT generated at the node connecting the MOS transistors $M1$ and $M2$ has a voltage level obtained 25 by shifting the voltage level of the input signal IN that is applied to the gate of the MOS transistor $M1$ by an amount corresponding to a voltage level of the input signal INB applied to the gate of the MOS transistor $M2$ at that point in time. The voltage level is obtained through equation (4). 30 When the voltage level of the input signal IN is $V(IN)$ and the voltage level of the input signal INB is $V(INB)$, the voltage level $V(OUT)$ generated through the level shift is represented by equation (5).

$$V(OUT) = V(IN) - V(INB) \quad \dots(5)$$

When V_{swing} represents the amplitude of the complementary input signals IN and INB, equation (5) is represented by equation (6).

5 $V(OUT) = V_{swing} \quad \dots(6)$

In other words, the voltage level $V(OUT)$ of the output signal OUT is substantially the same as the amplitudes of the input signals IN and INB regardless of fluctuation in the voltage level of the input signals IN and INB. As long as the amplitudes of the input signals IN and INB are substantially constant, the relationship of the voltage levels is such that the voltage level $V(OUT)$ of the output signal OUT remains substantially constant even if the voltage level of the input signal fluctuates.

10 The above relationship is satisfied when the MOS transistors M1 and M2 function in the saturated range.

15 For example, if the voltage $V_{DS}(M2)$ becomes lower than $V_{GS}(M2) - VT$ when the output signal OUT shifts from a high level to a low level, the second MOS transistor M2 functions in a non-saturated range. In this state, the relationship of equation (6) is not satisfied. In this case, in the non-saturated range, the current-voltage characteristic of the MOS transistor M2 is generally linear and the ON resistance R_{on} of the MOS transistor M2 is represented by equation (7).

20 $R_{on} = 1 / (\beta (V_{GS}(M2) - VT(M2))) \quad \dots(7)$

25 Equation (1) shows that the drain current IDS is proportional to the square of the gate-source voltage $V_{GS}(M1)$ of the first MOS transistor M1 in the saturated range. Equation (7) shows that the ON resistance R_{on} of the MOS transistor M2 is inversely proportional to the gate-source voltage $V_{GS}(M2)$ in the non-saturated range. It is apparent from equations (1) and (7) that the voltage level $V(OUT)$ depends on the voltage level of the input signals IN

and INB. The voltage level V(OUT) is represented as shown in equation (8).

$$V(OUT) = 1/2 \times (VGS(M1) - VT(M1))^2 / (VGS(M2) - VT(M2)) \quad \dots (8)$$

It has become apparent that when a value corresponding 5 to the actually applied condition (i.e., gate-source voltage and threshold voltage) is assigned to equation (8), the dependency of the voltage level V(OUT), which is represented by equation (8), relative to the voltage level of the input signals IN and INB is actually small. Accordingly, from the 10 results of equations (6) and (8), the voltage level V(OUT) generated by the level shift is extremely small with respect to the voltage level of the input signals IN and INB.

The relationship of signal voltage levels will now be discussed with reference to Fig. 4.

15 In Fig. 4, the voltage waveform when the input signals IN and INB oscillate at a high level of 2.4 V and a low level of 1.6 V is shown by solid lines. Further, the voltage waveform when the input signals IN and INB oscillate at a high level of 1.4 V and a low level of 0.6 V is shown by 20 broken lines.

As shown in Fig. 4, the high level of the output signals OUT and OUTB is about 0.8 V even if the level conversion circuit 11 is provided with input signals IN and INB having different input levels (IN, INB = 2.4 / 1.6 V or 25 1.4 / 0.6 V). The low level of the output signals OUT and OUTB depends slightly on the input level. However, when the input level is 2.4 / 1.6 V, the low level of the output signals OUT and OUTB is about 0.23 V. When the input level is 1.4 / 0.6 V, the low level of the output signals OUT and 30 OUTB is about 0.04 V, and the dependency is extremely low.

In this manner, the level conversion circuit 11 of the first embodiment generates output signals OUT and OUTB of which dependencies relative to the voltage levels of the

input signals IN and INB are extremely small. Since the output signals OUT and OUTB are provided to the differential amplification circuit 12, changes in characteristics due to the voltage level of the input signals IN and INB are 5 minimized in the differential amplification circuit 12.

Fig. 5 is a schematic circuit diagram of the differential amplification circuit 12.

The differential amplification circuit 12 includes a constant current source 14, PMOS transistors MP1 and MP2, 10 and NMOS transistors MN1 and MN2. The level conversion circuit 11 provides the gate of the PMOS transistor MP1 with the output signal OUT and the gate of the PMOS transistor MP2 with the output signal OUTB.

The constant current source 14 is connected between the first power supply VDD and the PMOS transistors MP1 and MP2. 15 The constant current source 14 supplies the sources of the PMOS transistors MP1 and MP2 with constant current. The drain of the PMOS transistor MP1 is connected to the drain of the NMOS transistor MN1. The drain of the PMOS transistor MP2 is connected to the drain of the NMOS transistor MN2. 20 The drain of the NMOS transistor MN1 is connected to the gates of the NMOS transistors MN1 and MN2. The sources of the NMOS transistors MN1 and MN2 are connected to the second power supply VSS. The differential amplification circuit 12 25 generates signal X at a node connecting the drain of the PMOS transistor MP2 and the drain of the NMOS transistor MN2.

The differential amplification circuit 12 of the first embodiment is connected to the first and second power 30 supplies VDD and VSS in the same manner as the level conversion circuit 11 and functions using the power supplies VDD and VSS as operational power supplies. This prevents the voltage fluctuation of the power supplies VDD and VSS from

affecting the operation characteristics in an undesirable manner.

Unlike the first embodiment, if the power supply of the differential amplification circuit 12 differs from the power supply of the level conversion circuit 11, voltage

5 fluctuation of the power supplies VDD and VSS may affect the operation characteristics in an undesirable manner. For example, when noise fluctuates the power supply voltage, the voltage levels (input signal voltage level) of the output

10 signals OUT and OUTB in the differential amplification circuit 12 fluctuate with respect to the voltage level (output signal voltage level) of the output signals OUT and OUTB in the level conversion circuit 11 as shown in Fig. 6A.

Further, the voltage levels of the output signals OUT and 15 OUTB fluctuate when the voltage supplied from an external power supply fluctuates within a standardized range.

However, in the first embodiment, the level conversion circuit 11 and the differential amplification circuit 12 are connected to the same first power supply VDD and second

20 power supply VSS. Accordingly, fluctuation of the voltage level is suppressed as shown in Fig. 6B.

In the first embodiment, the gate oxide film of each of the MOS transistors M1 to M4 in the level conversion circuit 11 is thicker than the gate oxide film of each of the MOS

25 transistors MP1, MP2, MN1, and MN2 in the differential amplification circuit 12. Thus, the gate voltage capacity of the MOS transistors M1 to M4 is higher than the gate voltage capacity of the MOS transistors MP1, MP2, MN1, and MN2. More specifically, the MOS transistors M1 to M4 of the level

30 conversion circuit 11 have a gate voltage capacity of 2.5 V. The MOS transistors MP1, MP2, MN1, and MN2 of the differential amplification circuit 12 have a gate voltage capacity of 1.2 V.

In such a configuration, even when the gates of the NMOS transistors M1 to M4 receive the input signals IN and INB having voltage (2.4 V) that is greater than the voltage of the first power supply VDD at which the potential is high 5 (1.2 V), the input signal IN and INB are converted to signals OUT and OUTB having voltage corresponding to the amplitude of the input signals IN and INB.

The semiconductor integrated circuit 10 of the first embodiment has the advantages described below.

10 (1) In the level conversion circuit 11, the gates of the first and fourth MOS transistors M1 and M4 are provided with the input signal IN and the gates of the second and third MOS transistors M2 and M3 are provided with the input signal INB having a phase that is inverted from the phase of 15 the input signal IN. Since the level conversion circuit 11 receives the two complementary input signals IN and INB, the output signals OUT and OUTB generated by the level conversion circuit 11 oscillate at a generally constant voltage level. In addition, the differential voltage between 20 the output signal OUT and the output signal OUTB in the level conversion circuit 11 is greater than the differential voltage of the prior art circuit. Accordingly, the level conversion circuit 11 enables the differential amplification circuit 12 to function properly.

25 (2) In the level conversion circuit 11, the ratio between the gate length and the gate width of the MOS transistors M1 and M3 is substantially equal to the ratio between the gate length and gate width of the MOS transistors M2 and M4. Due to such a design, the voltage 30 levels of the output signals OUT and OUTB remain substantially constant even when the voltage levels of the input signals IN and INB provided to the level conversion circuit 11 fluctuate. In this manner, the level conversion

circuit 11 prevents fluctuation of the input level of the differential amplification circuit 12. Accordingly, changes in circuit characteristics, such as the delay time of the output signal and the voltage level, are suppressed in the 5 differential amplification circuit 12.

(3) The level conversion circuit 11 and the differential amplification circuit 12 are connected to the same first power supply VDD and second power supply VSS. Accordingly, level fluctuation of the output signals OUT and 10 OUTB between the level conversion circuit 11 and the differential amplification circuit 12 due to power supply fluctuation is suppressed.

(4) The gate voltage capacity of the MOS transistors M1 to M4 is greater than the voltage of the first power supply 15 VDD. Accordingly, the level conversion circuit 11 enables level conversion of an input signal having voltage in a wider range. To increase the gate voltage capacity of the MOS transistors M1 to M4, the thickness of the gate oxide film be increased by a uniform amount in each of the MOS 20 transistors. In this case, the circuit characteristics are hardly affected by the increase in the gate voltage capacity.

(5) The level conversion circuit 11 is provided with the complementary input signals IN and INB. Thus, one of the 25 transistors in each pair of series-connected MOS transistors (M1 and M2 or M3 and M4) has a high ON resistance and the other one of the transistors in the series-connected MOS transistor has a low ON resistance. That is, in the level conversion circuit 11, a series-connected circuit including 30 a MOS transistor having a high ON resistance and a MOS transistor having a low ON resistance is always configured even when the signal levels of the input signals IN and INB are inverted. This reduces current consumption in the level

conversion circuit 11.

[Second Embodiment]

A semiconductor integrated circuit 10 according to a second embodiment of the present invention will now be
5 discussed.

Fig. 7 shows a level conversion circuit 11a and a differential amplification circuit 12a incorporated in the semiconductor integrated circuit 10.

In the same manner as in the first embodiment, the
10 level conversion circuit 11a of the second embodiment includes first to fourth MOS transistors M1 to M4. However, the MOS transistors M1 to M4 differ from those of the first embodiment in that they are P-type conduction transistors.

Like the first embodiment, in the level conversion
15 circuit 11a, the first and second MOS transistor M1 and M2 are connected in series between a first power supply VDD at which the potential is high and a second power supply VSS at which the potential is low. Further, the third and fourth MOS transistors M3 and M4 are connected in series between
20 the first and second power supplies VDD and VSS. In each of the first to fourth MOS transistors M1 to M4, the back gate is connected to the source.

The differential amplification circuit 12a includes
25 PMOS transistors MP1 and MP2, NMOS transistors MN1 and MN2, and a constant current source 14a. In the differential amplification circuit 12a, the output signal OUT of the level conversion circuit 11a is provided to the gate of the NMOS transistor MN1, and the output signal OUTB is provided to the gate of the NMOS transistor MN2. The sources of the
30 NMOS transistors MN1 and MN2 are connected to each other, and the node connecting the NMOS transistors MN1 and MN2 is connected to the second power supply VSS via the constant current source 14a. The drain of the NMOS transistor MN1 is

connected to the drain of the PMOS transistor MP1. The drain of the NMOS transistor MN2 is connected to the drain of the PMOS transistors MP2. The drain of the PMOS transistors MP1 is connected to the gates of the PMOS transistors MP1 and 5 MP2. The sources of the PMOS transistors MP1 and MP2 are connected to the first power supply VDD. The differential amplification circuit 12a generates the signal X at a node connecting the drain of the NMOS transistor MN2 and the drain of the PMOS transistor MP2.

10 In the level conversion circuit 11a of the second embodiment, the gain constant β of the first MOS transistor M1 is substantially the same as the gain constant β of the second MOS transistor M2. Further, the gain constant β of the third MOS transistor M3 is substantially the same as the 15 gain constant β of the fourth MOS transistor M4.

The gain constant β of equation (2) is represented by equation (9) in more detail.

$$\beta = W/L \times \epsilon_{ox} \times \mu / t_{ox} \quad \dots (9)$$

20 In the equation, ϵ_{ox} represents the gate oxide film dielectric constant, μ represents the average surface migration rate, and t_{ox} represents the gate oxide film thickness.

25 The values of ϵ_{ox} , μ , and t_{ox} are determined in a manufacturing process. In the second embodiment, these values are determined when designing the semiconductor integrated circuit 10. The semiconductor integrated circuit 10 is designed so that the gain constants β of the first and second MOS transistors M1 and M2 are substantially equal to each other, and the gain constants β of the third and fourth 30 MOS transistors M3 and M4 are substantially equal to each other. When the gain constant β is substantially the same in this manner, fluctuations caused by level fluctuations of the input signals IN and INB are suppressed in the output

signals OUT and OUTB, which are generated by shifting the voltage level.

When designing the level conversion circuit 11a to miniaturize the MOS transistors M1 to M4, the channel length 5 modulation constant of each of the MOS transistors M1 to M4 must be taken into consideration. The channel length modulation constant is a constant resulting from a resistance component between the drain and source that appears in a saturated range of the MOS transistor. When the 10 channel length modulation constant λ is taken into consideration in equation (1), equation (10) is obtained.

$$IDS = \beta/2 \times (VGS - VT)^2 \times (1 + \lambda \times VDS) \quad \dots(10)$$

Accordingly, when each of the MOS transistors M1 to M4 are miniaturized, the MOS transistors M1 to M4 are 15 preferably designed so that the channel length modulation constant λ is substantially the same in the two MOS transistors M1 and M2, and so that the channel length modulation constant λ is substantially the same in the two MOS transistors M3 and M4. The level fluctuation of the 20 output signals OUT and OUTB are suppressed by designing the channel length modulation constant λ in this manner.

The semiconductor integrated circuit 10 of the second embodiment has the advantages described below.

(6) In the level conversion circuit 11a, the gain 25 constant β is substantially the same in the first and second MOS transistors M1 and M2 and in the third and fourth MOS transistors M3 and M4. Accordingly, fluctuations caused by level fluctuations of the input signals IN and INB are suppressed in the output signals OUT and OUTB, which are 30 generated through level shifting. In this case, even if the levels of the input signals IN and INB fluctuate, the level conversion circuit 11a provides the differential amplification circuit 12a with the output signals OUT and

OUTB that are not affected by the level fluctuation. The differential amplification circuit 12a thus functions properly.

(7) The differential amplification circuit 12a is
5 connected to the first and second power supplies VDD and VSS
in the same manner as the level conversion circuit 11a.
Accordingly, in the same manner as in the first embodiment,
the influence on the operation characteristics that would
result from voltage fluctuation of the power supplies VDD
10 and VSS is suppressed.

(8) In each of the MOS transistors M1 to M4, the back
gate is connected to the source. Thus, the threshold voltage
VT in each of the MOS transistors M1 to M4 is not affected
by the back gate voltage. Accordingly, when the actual state
15 becomes close to the relationship of equation (4), changes
in the characteristics of the differential amplification
circuit 12a are suppressed.

(9) In the level conversion circuit 11a, the channel
length modulation constant λ is substantially the same in
20 the two MOS transistors M1 and M2, and the channel length
modulation constant λ is substantially the same in the two
MOS transistors M3 and M4. Accordingly, suppression of the
level fluctuation of the output signals OUT and OUTB is
further ensured.

25 [Third Embodiment]

A semiconductor integrated circuit 10 according to a
third embodiment of the present invention will now be
discussed.

Fig. 8 shows a level conversion circuit 11 and a
30 differential amplification circuit 12 incorporated in the
semiconductor integrated circuit 10 of the third embodiment.

The level conversion circuit 11 of the third embodiment
is connected to a power supply that differs from that of the

5 differential amplification circuit 12. More specifically, the level conversion circuit 11 is connected to a first power supply at which the potential is high (2.5 V) and to a second power supply at which the potential is low (0 V). The differential amplification circuit 12 is connected to a third power supply at which the potential is high (1.2 V) and to the second power supply at which the potential is low (0V).

10 The circuit configuration of the level conversion circuit 11 and the differential amplification circuit 12 is the same as that of the first embodiment. The gate voltage capacity of the first to fourth MOS transistors M1 to M4 in the level conversion circuit 11 is 2.5 V. The gate voltage capacity of the MOS transistors MP1, MP2, MN1, and MN2 15 (refer to Fig. 5) in the differential amplification circuit 12 is 1.2V.

20 In the third embodiment, two N-type MOS transistors M5 and M6 are connected between the level conversion circuit 11 and the differential amplification circuit 12. The level conversion circuit 11 provides the differential amplification circuit 12 with an output signal via the MOS transistors M5 and M6. More specifically, a node connecting the first MOS transistor M1 and the second MOS transistor M2 in the level conversion circuit 11 is connected to the non-25 inverting input terminal of the differential amplification circuit 12 via the MOS transistor M5. A node connecting the third MOS transistor M3 and the fourth MOS transistor M4 is connected to the inverting input terminal of the differential amplification circuit 12 via the MOS transistor M6. The gates of the MOS transistors M5 and M6 are connected 30 to a third power supply of the differential amplification circuit 12 at which the potential is high (1.2 V).

The MOS transistors M5 and M6 between the level

conversion circuit 11 and the differential amplification circuit 12 prevent the differential amplification circuit 12 from being provided with signals OUT and OUTB exceeding the gate voltage capacity of the MOS transistors in the differential amplification circuit 12.

Fig. 9 is a waveform diagram of the third embodiment. The level conversion circuit 11 receives complementary input signals IN and INB that oscillate between a high level (2.4 V) and a low level (0.5 V). In this case, the level

conversion circuit 11 shifts the voltage levels of the input signals IN and INB to voltage levels corresponding to the amplitudes of the input signals IN and INB in order to generate output signals OUTL and OUTLB having a high level of 1.9 V. The MOS transistor M5 decreases the voltage of the high level output signal OUTL to generate the output signal OUT. The MOS transistor M6 decreases the voltage of the output signal OUTLB to generate the output signal OUTB. The differential amplification circuit 12 receives the output signals OUT and OUTB generated by the transistors M5 and M6.

More specifically, the gate voltage of the MOS transistors M5 and M6 is 1.2V. Thus, the high level of the output signals OUT and OUTB is lower than the gate voltage of the MOS transistors M5 and M6 (1.2 V) by a value corresponding to a threshold voltage VTH.

In this manner, the MOS transistors M5 and M6 set the voltage of the signals OUT and OUTB, which are provided to the differential amplification circuit 12, to 1.2 V - VTH or less. Accordingly, the voltage of the signal provided to the differential amplification circuit 12 does not exceed the gate voltage capacity of the MOS transistors MP1 and MP2 in the differential amplification circuit 12.

[Fourth Embodiment]

A semiconductor integrated circuit 10 according to a

fourth embodiment of the present invention will now be discussed.

Referring to Fig. 10, a level conversion circuit 11b, which is incorporated in the semiconductor integrated circuit 10 of the fourth embodiment, includes two MOS transistors M7 and M8 in addition to the first to fourth MOS transistors M1 to M4 of the first embodiment. Like the first to fourth MOS transistors M1 to M4, the MOS transistors M7 and M8 are N-type conduction transistors.

The gates of the first and fourth MOS transistors M1 and M4 are connected to the drain of the MOS transistor M7. The source of the MOS transistor M7 is connected to the second power supply VSS. The gates of the second and third MOS transistors M2 and M3 are connected to the drain of the MOS transistor M8. The source of the MOS transistor M8 is connected to the second power supply VSS. The gates of the MOS transistors M7 and M8 are provided with a current restriction signal INP.

When the semiconductor integrated circuit 10 undergoes inspection in the factory, the level conversion circuit 11b is provided with the current restriction signal INP at a high level. The high level current restriction signal INP activates the MOS transistors M7 and M8. In this state, the first to fourth MOS transistors M1 to M4 are inactivated and current does not flow through the first to fourth transistors M1 to M4. Accordingly, the current consumption of the level conversion circuit 11b when inactivated is decreased. Further, in this configuration, the addition of the MOS transistors M7 and M8 do not affect the circuit characteristics in an undesirable manner.

As another way to reduce current, a MOS transistor connected in series to the MOS transistors M1 and M2 and to the MOS transistors M3 and M4 may be arranged in the level

conversion circuit 11b for disconnecting the current route of the level conversion circuit 11b. However, such a configuration is not preferable. This is because the addition of the MOS transistor would affect the 5 characteristics of the level conversion circuit 11b in an undesirable manner.

[Fifth Embodiment]

A semiconductor integrated circuit 10 according to a fifth embodiment of the present invention will now be 10 discussed.

Referring to Fig. 11, a level conversion circuit 11c, which is incorporated in the semiconductor integrated circuit 10 of the fifth embodiment, includes two MOS transistors M9 and M10 in addition to the first to fourth 15 MOS transistors M1 to M4. Like the first to fourth MOS transistors M1 to M4, the MOS transistors M9 and M10 are P-type conduction transistors.

The gates of the first and fourth MOS transistors M1 and M4 are connected to the drain of the MOS transistor M9. 20 The source of the MOS transistor M9 is connected to the first power supply VDD. The gates of the second and third MOS transistors M2 and M3 are connected to the drain of the MOS transistor M10. The source of the MOS transistor M10 is connected to the first power supply VDD. The gates of the 25 MOS transistors M9 and M10 are provided with a current restriction signal INP.

When the level conversion circuit 11c receives the current restriction signal INP at a low level, the MOS transistors M9 and M10 are activated in response to the low 30 level current restriction signal INP. In this state, the first to fourth MOS transistors M1 to M4 are inactivated, and current thus does not flow through the first to fourth MOS transistors M1 to M4. Accordingly, the current

consumption of the level conversion circuit 11c when inactivated is decreased. Further, the characteristics of the level conversion circuit 11c is not affected in an undesirable manner.

5 [Sixth Embodiment]

A semiconductor integrated circuit 10 according to a sixth embodiment of the present invention will now be discussed.

Fig. 12 shows a level conversion circuit 11d 10 incorporated in the semiconductor integrated circuit 10 of the sixth embodiment, and Fig. 13 shows the waveform of the level conversion circuit 11d.

The level conversion circuit 11d of the sixth embodiment is configured by adding two MOS transistors M11 15 and M12 and an inverter circuit 15 to the level conversion circuit 11b of the fourth embodiment. The MOS transistors M11 and M12 are P-type conduction transistors.

The source of the MOS transistor M11 is connected to the drain of the first MOS transistor M1 (first power supply 20 VDD). The drain of the MOS transistor M11 is connected to the source of the first MOS transistor M1. The source of the MOS transistor M12 is connected to the drain of the third MOS transistor M3 (first power supply VDD). The drain of the MOS transistor M12 is connected to the source of the third 25 MOS transistor M3. The inverter circuit 15 is connected between the terminal that receives the current restriction signal INP and the gates of the MOS transistors M11 and M12. The inverter circuit 15 inverts the current restriction signal INP and generates a signal having a phase inverted 30 from the phase of the current restriction signal INP. The gates of the MOS transistors M11 and M12 receive the current restriction signal INP inverted by the inverter circuit 15.

In the fourth embodiment of Fig. 10, the high level

current restriction signal INP inactivates the level conversion circuit 11b. In this state, the first to fourth MOS transistors M1 to M4 are inactivated, and the output of the level conversion circuit 11b (output signal OUT and 5 OUTB) are set at high impedance. In this case, there is a problem in that direct tunneling current flows through the differential amplification circuit 12, which is in the next stage. In comparison, in the sixth embodiment, when the current restriction signal INP has a high level and 10 inactivates the level conversion circuit 11d, the output of the level conversion circuit 11d (output signals OUT and OUTB) is fixed at a voltage level that is the same as the voltage level of the first power supply VDD (1.2 V). The fixing of the voltage level ensures the inactivation of the 15 PMOS transistors MP1 and MP2 (refer to Fig. 5) in the differential amplification circuit 12. This prevents direct tunneling current from flowing through the differential amplification circuit 12.

It should be apparent to those skilled in the art that 20 the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Particularly, it should be understood that the present invention may be embodied in the following forms.

In the first embodiment, the ratios between the gate 25 length and the gate width of the MOS transistors M1 and M3 are respectively equal to the ratios between the gate length and the gate width of the MOS transistors M2 and M4.

However, the configuration of the MOS transistors M1 to M4 does not have to have such a configuration. For example, the 30 ratio of the gate width W and the gate length L in the MOS transistors M1 to M4 may be such that the input circuit delay time that is in accordance with the level fluctuation of the input signals IN and INB is within the range of the

interface standard.

Fig. 14 is a graph showing the relationship between the ratio of the gate length L and the gate width W (W/L) and the delay time t_{PD} of the input circuit (circuit including the level conversion circuit 11 and the differential amplification circuit 12). In Fig. 14, the data obtained when the input signals IN and INB oscillate between 1.4 and 0.6 V and the data obtained when the input signals IN and INB oscillate between 2.4 V and 1.6 V are plotted. The horizontal axis of the graph in Fig. 14 represents the ratio $W/L(M1)$ of the gate length L and the gate width W in the first MOS transistor $M1$ relative to the ratio $W/L(M2)$ of the gate length L and the gate width W in the second MOS transistor $M2$.

As shown in Fig. 14, when the ratio $W/L(M1)$ of the MOS transistor $M1$ is equal to the ratio $W/L(M2)$ of the MOS transistor $M2$ (i.e., the value being one on the horizontal axis), the delay time t_{PD} is substantially the same even if the levels (input levels) of the input signals IN and INB change. When the ratio $W/L(M1)$ is 0.5 times the ratio $W/L(M2)$, the delay time t_{PD} is about the same even if the levels (input levels) of the input signals IN and INB change. As the ratio $W/L(M1)$ becomes greater than the ratio $W/L(M2)$, the time difference between the time delays t_{PD} of different input signals increases. For example, when the ratio $W/L(M1)$ is five times greater than $W/L(M2)$, a time difference of 0.2 ns is produced between the time delays t_{PD} .

In one example, an input circuit, which includes the level conversion circuit 11, receives input signal IN and INB having a frequency of 666 MHz and a duty ratio of 50%. Further, the input circuit is designed so that the duty ratio is within the standardized range of $50\% \pm 5\%$. In this

case, one cycle of the input signal takes 1.5 ns, and 5% of one cycle is 75 ps. Thus, when the time difference between the delay times t_{PD} of input signals having different input levels is 75 ps or less, the duty ratio is included in the 5 standardized range of $50\% \pm 5\%$. In other words, it is preferable that the level conversion circuit 11 be designed so that the ratio $W/L(M1)$ of the MOS transistor M1 is three times or less than the ratio $W/L(M2)$ of the MOS transistor M2 as shown in Fig. 14. Such designing satisfies the 10 interface standard of the semiconductor integrated circuit 10. Thus, the semiconductor integrated circuit 10 functions properly even when the levels of the input signals IN and INB fluctuate. The level conversion circuit 11 configured in this manner is not restricted to a circuit that receives the 15 input signal INB of which phase is inverted from that of the input signal IN. For example, the level conversion circuit 11 may receive a reference voltage having a constant voltage instead of the input signal INB.

In the sixth embodiment of Fig. 12, the level 20 conversion circuit 11d is configured so that the output terminals of the output signals OUT and OUTB are connected to the first power supply VDD when the level conversion circuit 11d is inactivated. However, the configuration of a level conversion circuit may be changed in accordance with 25 the configuration of the differential amplification circuit 12. For example, when employing the differential amplification circuit 12a of Fig. 7, the level conversion circuit 11a is configured so that the output of the level conversion circuit 11a is connected to the second power supply VSS when inactivated.

In the above embodiments, the differential amplification circuit 12 is arranged in a stage subsequent to the level conversion circuit 11. However, the present

invention may be applied to an input circuit in which a differential amplification circuit is arranged in a stage prior to the level conversion circuit 11.

5 The present examples and embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalence of the appended claims.